




WLAN=ON, Bluetooth=ON



WLAN=OFF, Bluetooth=OFF




WLAN=ON, Bluetooth=OFF



WLAN=OFF, Bluetooth=ON

10.2 SDIO Default Mode Timing Diagram




Parameter	Symbol	Minimum	Typical	Maximum	Unit
SDIO CLK (All values are referred to minimum VIH and maximum VIL^b)					
Frequency-Data Transfer mode	f _{PP}	0	-	25	MHz
Frequency-Identification mode	f _{OD}	0	-	400	kHz
Clock low time	t _{WL}	10	-	-	ns
Clock high time	t _{WH}	10	-	-	ns
Clock rise time	t _{TLH}	-	-	10	ns
Clock low time	t _{THL}	-	-	10	ns
Inputs: CMD, DAT (referenced to CLK)					
Input setup time	t _{ISU}	5	-	-	ns
Input hold time	t _{IH}	5	-	-	ns
Outputs: CMD, DAT (referenced to CLK)					
Output delay time - Data Transfer mode	t _{ODLY}	0	-	14	ns
Output delay time - Identification mode	t _{ODLY}	0	-	50	ns

a. Timing is based on CL ≤ 40pF load on CMD and Data.

b. min(V_{Ih}) = 0.7 × V_{DDIO} and max(V_{Il}) = 0.2 × V_{DDIO}.

10.3 SDIO High Speed Mode Timing Diagram



Parameter	Symbol	Minimum	Typical	Maximum	Unit
SDIO CLK (All values are referred to minimum VIH and maximum VIL^b)					
Frequency-Data Transfer mode	f _{PP}	0	-	50	MHz
Frequency-Identification mode	f _{OD}	0	-	400	kHz
Clock low time	t _{WL}	7	-	-	ns
Clock high time	t _{WH}	7	-	-	ns
Clock rise time	t _{TLH}	-	-	3	ns
Clock low time	t _{TLH}	-	-	3	ns
Inputs: CMD, DAT (referenced to CLK)					
Input setup time	t _{ISU}	6	-	-	ns
Input hold time	t _{IH}	2	-	-	ns
Outputs: CMD, DAT (referenced to CLK)					
Output delay time - Data Transfer mode	t _{ODLY}	-	-	14	ns
Output hold time	t _{OH}	2.5	-	-	ns
Total system capacitance (each line)	CL	-	-	40	pF

a. Timing is based on CL ≤ 40pF load on CMD and Data.


b. min(V_{Ih}) = 0.7 x V_{DDIO} and max(V_{Il}) = 0.2 x V_{DDIO}.

11. Recommended Reflow Profile

Referred to IPC/JEDEC standard.


Peak Temperature : <250°C

Number of Times : ≤ 2 times




12. Package Information

12.1 Tray Dimension



Continued

12.2 MSL Level / Storage Condition

	<p>Caution This bag contains MOISTURE-SENSITIVE DEVICES</p> <p>Do not open except under controlled conditions</p>	<p>LEVEL</p> <div style="border: 1px solid black; padding: 5px; display: inline-block; font-size: 2em; font-weight: bold;">4</div>
<p>1. Calculated shelf life in sealed bag: 12 months at <math>< 40^{\circ}\text{C}</math> and <math>< 90\%</math> relative humidity(RH)</p>		
<p>2. Peak package body temperature: 225°C 240°C 250°C 260°C</p> <p style="margin-left: 100px;"> <input type="checkbox"/> <input type="checkbox"/> <input checked="" type="checkbox"/> <input type="checkbox"/> </p>		
<p>3. After bag is opened, devices that will be subjected to reflow solder or other high temperature process must</p> <p style="margin-left: 20px;">a) Mounted within: 48 hours of factory conditions <math>< 30^{\circ}\text{C}/60\%</math> RH, OR</p> <p style="margin-left: 20px;">b) Stored at <math>< 10\%</math> RH</p>		
<p>4. Devices require bake, before mounting, if:</p> <p style="margin-left: 20px;">a) Humidity Indicator Card is >10% when read at $23 \pm 5^{\circ}\text{C}$</p> <p style="margin-left: 20px;">b) 3a or 3b not met</p>		
<p>5. If baking is required, devices may be baked for 24 hours at $125 \pm 5^{\circ}\text{C}$</p>		
<p>Note : If device containers cannot be subjected to high temperature or shorter bake times are desired, reference IPC/JEDEC J-STD-033 for bake procedure</p>		
<p>Bag Seal Date: <u>See-SEAL DATE LABEL</u></p>		
<p>Note: Level and body temperature defined by IPC/JEDEC J-STD-020</p>		

※NOTE : Accumulated baking time should not exceed 96hrs