

11. External clock reference

External LPO signal characteristics

Parameter	Specification	Units
Nominal input frequency	32.768	kHz
Frequency accuracy	±30	ppm
Duty cycle	30 - 70	%
Input signal amplitude	400 to 1800	mV, p-p
Signal type	Square-wave	-
Input impedance	>100k <5	Ω pF
Clock jitter (integrated over 300Hz – 15KHz)	<1	Hz
Output high voltage	0.7V _{io} - V _{io}	V

External TCXO signal characteristics

Parameter	Specification	Units
Nominal input frequency	26	MHz
Signal type	Sine-wave	-
Input Voltage Swing	400-1900	mVp-p
Input Voltage	0-1800	mV
Input capacitance	6(max)	pF
Input Low	0-0.1V _{DD}	V
Input High	0.9V _{DD} -V _{DD}	V
Duty cycle	40 - 60	%
Frequency Tolerance(initial accuracy)	± 2	ppm
Frequency Stability	±0.5	ppm
Aging	± 1	Ppm/year
Phase Noise(26Mhz@1KHz carrier offset)	-130(max)	dBc/Hz

11.1 SDIO Pin Description

The module supports SDIO version 2.0 for 4-bit modes. It has the ability to stop the SDIO clock and map the interrupt signal into a GPIO pin. This 'out-of-band' interrupt signal notifies the host when the WLAN device wants to turn on the SDIO interface. The ability to force the control of the gated clocks from within the WLAN chip is also provided.

- ❖ Function 0 Standard SDIO function (Max BlockSize / ByteCount = 32B)
- ❖ Function1 Backplane Function to access the internal System On Chip (SOC) address space(Max BlockSize / ByteCount = 64B)
- ❖ Function 2 WLAN Function for efficient WLAN packet transfer through DMA (Max BlockSize/ByteCount=512B)
- ❖

SDIO Pin Description

SDIO 4-Bit Mode	
DATA0	Data Line 0
DATA1	Data Line 1 or Interrupt
DATA2	Data Line 2 or Read Wait
DATA3	Data Line 3
CLK	Clock
CMD	Command Line

12. Host Interface Timing Diagram


12.1 Power-up Sequence Timing Diagram

The module has two signals that allow the host to control power consumption by enabling or disabling the Bluetooth/FM/GPS, WLAN and internal regulator blocks. These signals are described below.


Additionally, diagrams are provided to indicate proper sequencing of the signals for various operating states. The timing values indicated are minimum required values; longer delays are also acceptable.

Note that the WL_REG_ON and BT_RST_ON are in the module. The diagrams show both signals going high at the same time (as would be the case if both REG signals were controlled by a single host GPIO). If two independent host GPIOs are used (one for WL_REG_ON and one for BT_REG_ON), then only one of the two signals needs to be high to enable the internal regulators.


- ❖ WL_REG_ON: Used by the PMU to power up the WLAN section. It is input to control the internal WLAN regulators. When this pin is high, the regulators are enabled and the WLAN section is out of reset. When this pin is low the WLAN section is in reset.
- ❖ BT_RST_ON: Used by the PMU to power up the internal Bluetooth/FM/GPS regulators. If the BT_RST_ON pins are low, the regulators are disabled.




WLAN=ON, Bluetooth/FM/GPS =ON



WLAN=OFF, Bluetooth/FM/GPS =OFF




WLAN=ON, Bluetooth/FM/GPS=OFF



WLAN=OFF, Bluetooth/FM/GPS=ON

12.2 SDIO Default Mode Timing Diagram




Parameter	Symbol	Minimum	Typical	Maximum	Unit
SDIO CLK (All values are referred to minimum VIH and maximum VIL^b)					
Frequency-Data Transfer mode	fPP	0	-	25	MHz
Frequency-Identification mode	fOD	0	-	400	kHz
Clock low time	tWL	10	-	-	ns
Clock high time	tWH	10	-	-	ns
Clock rise time	tTLH	-	-	10	ns
Clock low time	tTHL	-	-	10	ns
Inputs: CMD, DAT (referenced to CLK)					
Input setup time	tISU	5	-	-	ns
Input hold time	tIH	5	-	-	ns
Outputs: CMD, DAT (referenced to CLK)					
Output delay time - Data Transfer mode	tODLY	0	-	14	ns
Output delay time - Identification mode	tODLY	0	-	50	ns

a. Timing is based on CL ≤ 40pF load on CMD and Data.

b. min(Vih) = 0.7 x VDDIO and max(Vil) = 0.2 x VDDIO.

12.3 SDIO High Speed Mode Timing Diagram



Parameter	Symbol	Minimum	Typical	Maximum	Unit
SDIO CLK (All values are referred to minimum V_{IH} and maximum V_{IL}^b)					
Frequency-Data Transfer mode	f_{PP}	0	-	50	MHz
Frequency-Identification mode	f_{OD}	0	-	400	kHz
Clock low time	t_{WL}	7	-	-	ns
Clock high time	t_{WH}	7	-	-	ns
Clock rise time	t_{TLH}	-	-	3	ns
Clock low time	t_{THL}	-	-	3	ns
Inputs: CMD, DAT (referenced to CLK)					
Input setup time	t_{ISU}	6	-	-	ns
Input hold time	t_{IH}	2	-	-	ns
Outputs: CMD, DAT (referenced to CLK)					
Output delay time - Data Transfer mode	t_{ODLY}	-	-	14	ns
Output hold time	t_{OH}	2.5	-	-	ns
Total system capacitance (each line)	CL	-	-	40	pF

a. Timing is based on $CL \leq 40\text{pF}$ load on CMD and Data.


b. $\min(V_{IH}) = 0.7 \times V_{DDIO}$ and $\max(V_{IL}) = 0.2 \times V_{DDIO}$.

13. Recommended Reflow Profile

Referred to IPC/JEDEC standard.

Peak Temperature : <250°C

Number of Times : ≤2 times



14. Package Information

14.1 Label

Label A → Anti-static and humidity notice




Label B → MSL caution / Storage Condition




Label C → Inner box label .




Label D → Carton box label .




14.2 Dimension




1. 10 sprocket hole pitch cumulative tolerance ±0.20.
2. Carrier camber is within 1 mm in 250 mm.
3. Material : Black Conductive Polystyrene Alloy.
4. All dimensions meet EIA-481-D requirements.
5. Thickness : 0.30±0.05mm.
6. Packing length per 22" reel : 98.5 Meters.(1:3)
7. Component load per 13" reel : 1500 pcs.





14.3 MSL Level / Storage Condition

	<h2 style="margin: 0;">Caution</h2> <p style="margin: 0;">This bag contains MOISTURE-SENSITIVE DEVICES</p> <p style="margin: 0;">Do not open except under controlled conditions</p>	<div style="border: 1px solid black; padding: 5px; width: fit-content; margin: 0 auto;"> LEVEL <div style="border: 1px solid black; padding: 10px; font-size: 2em; font-weight: bold; margin: 0 auto;">4</div> </div>
<p style="margin: 0;">1. Calculated shelf life in sealed bag: 12 months at <math>40^{\circ}\text{C}</math> and <math>90\%</math> relative humidity (RH)</p>		
<p style="margin: 0;">2. Peak package body temperature: 225°C 240°C 250°C 260°C</p> <p style="margin: 0;"> <input type="checkbox"/> <input type="checkbox"/> <input checked="" type="checkbox"/> <input type="checkbox"/> </p>		
<p style="margin: 0;">3. After bag is opened, devices that will be subjected to reflow solder or other high temperature process must</p> <p style="margin: 0;">a) Mounted within: 48 hours of factory conditions <math>30^{\circ}\text{C}</math>/60% RH, OR</p> <p style="margin: 0;">b) Stored at <math>10\%</math> RH</p>		
<p style="margin: 0;">4. Devices require bake, before mounting, if:</p> <p style="margin: 0;">a) Humidity Indicator Card is >10% when read at $23\pm 5^{\circ}\text{C}$</p> <p style="margin: 0;">b) 3a or 3b not met</p>		
<p style="margin: 0;">5. If baking is required, devices may be baked for 24 hours at $125\pm 5^{\circ}\text{C}$</p>		
<p style="margin: 0;">Note : If device containers cannot be subjected to high temperature or shorter bake times are desired, reference IPC/JEDEC J-STD-033 for bake procedure</p>		
<p style="margin: 0;">Bag Seal Date: See-SEAL DATE LABEL</p>		
<p style="margin: 0;">Note: Level and body temperature defined by IPC/JEDEC J-STD-020</p>		

※NOTE : Accumulated baking time should not exceed 96hrs